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ABSTRCT 
Jian Chen. M.S.Egr., Department of Electrical Engineering, Wright State University, 
2012. Ultra low Power Read-Out Integrated Circuit Design. 
          
        Carbon nanotubes (CNTs) are widely studied by the researchers in recent years, as 
they have small size, large strength, highly electrical and thermal conductivity. The 
single-walled CNT (SWNT) is readily changed in electrical resistance when exposed to 
gas, and has significant use in environmental monitoring, agriculture and fishing industry, 
chemical industry and even security. A read-out integrated circuit (ROIC) is required to 
detect the resistive change.  
         In this thesis, an ultra-low power, wide dynamic detecting range and small size 
CMOS ROIC design is presented. This ROIC can interface wide dynamic range signal up 
to more than two orders (100pA-60nA) from deployable sensors using automatic gain 
control (AGC) unit. A novel technology of sub-threshold technique is applied in this 
design, which can save up to 96% (from 25.2mW to 0.89mW) power consumption 
comparing to the circuit operating in super-threshold. To improve the accuracy of 
calibrated readout current, compensation factor derived from the analysis of simulation 
results is finally added. The proposed circuit also has the capability to output 8 bit digital 
signal that can be transmitted wirelessly to the data center for further signal processing. 
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1 INTRODUCTION 
 
1.1 Background  
      During recent years, researchers are showing great interests on carbon nanotubes 
(CNTs) because of their small size, large strength, highly electrical and thermal 
conductivity. Consequently, CNTs are implanted as sensing materials in gas, pressure, 
strain, chemical and biomedical sensors, known as CNTs sensors [1]. With the readily 
changing in electrical resistance of the semiconducting single-walled CNT (SWNT) 
based sensors when exposed to gaseous molecules, which makes it has the capability of 
detecting small concentration of toxic gas or other kind of gas molecules,  and has 
significant use in environmental monitoring , agriculture and fishing industry, chemical 
industry and even security [2-3]. 
       Considering the accuracy for the signal detecting from sensors, it is important to 
design a read-out integrated circuit (ROIC) with high resolution, wide dynamic range, 
anti-noise and easy to control to account for process variation in the manufacturing of 
CNTs.  Most of researchers focused on the methods of detecting the change from CNTs 
when exposed to gas. The change can be modeled as resistance change. To detect the 
resistance change, two mainly conversion approaches resistance-to-current and 
resistance-to-voltage are found in the existed literature.          
       For the resistance-to-current, the resistance change is first converted to current 
change by applying a constant voltage on the CNTs sensor [4-9]. The next step is trying 
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to detect the current. One traditional architecture of detecting the current is converting the 
current signal from sensor to voltage using an op-amp, knows as trans-impedance 
amplifier (TIA) [10-12], but it should have high performance requirements for this op- 
amp, such as high gain, small offset voltage and very low leakage current, otherwise, it is 
hard to detect the weak current signal.  Another traditional one is adopting capacitive 
trans-impedance amplifier (CTIA) [13-15], also known as resistive-to-time (RTC), it 
reduces the noise and show good linearity, but requires long measurement time when 
estimate high resistance value [16]. 
     The resistance-to-voltage method is biasing a fixed current source for the chemical 
CNTs based sensors [17-20], and then resistance change is converted to voltage change 
according to Ohm’s law. The depicted architectures in [17-20] are limited for the 
relatively small resistance variations. 
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1.2  Motivation 
      In energy constrained applications such as read-out integrated circuit design for CNTs 
based biomedical, chemical sensors, or other portable devices, where the low power 
dissipation is the priority. Ultra-low power circuit design with capability of operating at 
low frequency is very desirable in these applications.  
     According to the existed literature, most ROIC designers for CNTs based sensors are 
focused on the methods to increase the measurement accuracy and already obtained some 
improvements, but didn’t pay much attention to the power consumption. Considering that 
the input range is fixed for an ADC working normally, automatic gain control (AGC) is 
needed in ROIC to handle wide sensing range. 
     Hence, the goal of this thesis is: 
▪   Design an ultra-low power ROIC using novel sub-threshold technology 
▪   Design an automatic gain control (AGC) circuit to maximize the detecting range 
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1.3 Document Organization 
     The thesis is organized as follows: Chapter1 introduces the background and 
motivation for ROIC design. Chapter 2 briefly discusses the properties of CNTs based 
biomedical or chemical sensors and also the analysis of components, such as operational 
amplifier, analog to digital conversion. Chapter 3 describes the ROIC design in sub-
threshold, which includes CVC, AGC and ADC design. It discusses the comparison in 
power consumption for ROIC between super-threshold and sub-threshold, and analyze 
the comparison between input current from sensor and the calibrated output current. 
Compensation technology is applied to improve conversion accuracy. Finally, chapter 4 
gives the conclusion and future work.  
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2 THEORY OVERVIEW 
2.1 Carbon nanotubes (CNTs) based sensor 
      Sensors are these devices detecting or measuring physical and chemical quantities 
such as gas concentration, temperature, pressure, and etc.  In recent years, researchers are 
showing great interests on carbon nanotubes (CNTs) because of their small size, large 
strength, highly electrical and thermal conductivity, low cost, high specific surface area. 
Consequently, CNTs are implanted as sensing materials in gas, pressure, strain, chemical 
and biomedical sensors, known as CNTs sensors.  
      Based on the arrangement of graphene cylinders, CNTs can be categorized by two 
types: single-walled nanotubes (SWNTs) and multi-walled nanotubes (MWNTs). 
Considering CNTs structures are susceptible to structural instability as they have high 
aspect ratio. MWNTs have worse defined shapes of cylinder than SWNTs, and hence 
have higher possibilities of structure defects. Consequently, people prefer to use SWNT 
in their research. With the easily changing in electrical resistance of the semiconducting  
SWNT based sensors when exposed to gaseous molecules, SWNTs has the capability of 
detecting even small concentration of toxic or other kind of gas molecules, and has 
significant use environmental monitoring , agriculture and fishing industry, chemical 
industry and even security.  Fig. 2.1 is the model of SWNT.  
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Fig. 2.1 Single-Wall Nanotube (SWNT) Model 
      As shown in Fig. 2.1, fixed gate or fixed drain to source voltage is applied to the 
SWNT sensor to measure the current flowing through it. The basic principle behind gas 
detection or any other detections is the change in the electrical properties, such as 
resistance, permittivity, resonate frequency and etc when exposed to different gases 
( , , ) or concentration variation. In this thesis, a chemical CNTs sensor model is 
studied. Its resistance is very sensitive to the concentration. To facilitate the detection, the 
resistance change can be transferred to current change from sensor applying a fixed 
voltage drop from drain-to-source based on the Ohm’s Law (I=V/R). Therefore, the final 
task is trying to find an effective approach to detect the current change from sensor.  
2.2 Operational amplifier  
     Operational amplifiers, also known as op-amp, are the most significant part in linear 
integrated circuits. Op-amps have different performances based on their topologies. Such 
as one stage op-amp has limited gain, cascade op-amp has increased gain but has poor 
output swing and two stages op-amp is more complex in architecture but providing high 
gain and high output swing. Considering the high gain and high swing needed in this 
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ROIC design, two stages op-amp is selected. Fig. 2.2 shows a two stage op-amp 
schematic circuit (a), block diagram (b) and symbol (c).  
 
Fig. 2.2 Two-stage op-amp: (a) Schematic, (b) Block diagram (c) Symbol 
       As shown in Fig. 2.2(a) typical two stages op-amp includes a differential amplifier 
and an inverter amplifier. Differential amplifier provides high gain and reduces noise, 
while inverter amplifier provides extra gain and large swing. In the following sections, 
some of the design parameters, such as input common mode range (IMRR), common 
mode rejection ratio (CMRR), gain, phase Margin (PM), gain etc will be discussed.  
2.2.1 Input Common Mode Range (IMRR) 
       Common mode means connecting inverting terminal and non-inverting terminal 
together, then the two input voltage will change in the same direction. To keep all the 
transistors working in saturation region, input voltages must be constrained in certain 
range [21]. 
      Connecting two input terminal together, it can be obtained,  
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                                                         =                                        (2.1) 
 To keep transistor M1 saturated, following inequality equation must be satisfied,  
                                                  
≥ −
>                                                          (2.2) 
Applying   = − , then we obtain,  
                                                ≤ +                                                            (2.3) 
 Since  
                                 = − = −                                                  (2.4) 
 Substituting Eq. (2.4) into inequality Eq. (2.3) yields,  
                                        ≤ − +                                                        (2.5) 
Considering the current through transistor M3 (in saturation region) is,  
                                     = 0.5 = 0.5 −                                   (2.6) 
     After calculation, then = 2 / +                                                      (2.7) 
Combine Eq. (2.7) and Inequality Eq. (2.5), we get,  
                               ≤ − 2 / − +                                          (2.8) 
       If we keep reducing  to a certain value, transistor (M5) will be out of saturation. 
So, to keep M5 in saturated, the voltage relationship is given by,  
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                                                   ≥ −                                                          (2.9) 
                                             = 0.5 − | |                                              (2.10)           
Calculate Eq. (2.9), it is easy to get,  
                                                ≤ 2 / +                                                 (2.11)       
        Similarly, we can get = 2 / +                                                      (2.12) 
       Substitute Eq. (2.11) into Inequality Eq. (2.9) yields,  
                             ≥ 2 / + 	 − = 2 /                                  (2.13)                                                           
        As described in Fig. 2.2, we have,  
                                   = − = −                                                     (2.14)              
        And                        = −                                                                      (2.15) 
        Hence,    
                                   = + = + +                                        (2.16) 
       Similarly,  
      Combine Eq. (2. 12), Eq. (2. 15) and Inequality Eq. (2.13) yields,  
                                     ≥ 2 / + 2 / + +                              (2.17) 
      Finally, we obtain the range of input gate voltage for transistor M1,  
      2 / + 2 / + + ≤ ≤ − 2 / − +     (2.18) 
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      Where = 0.5	 	 /    and  = 0.5	 	 /  , /  are the mobility of 
electron and hole respectively. If known the current, size, power supply, then the input 
range would be readily obtained.  
      To simplify the calculation in our design, inequality Eq. (2.18) can be changed into, 
                                     + ≤ ≤ −                                                  (2.19) 
      Therefore, the input range of two stages op-amp can be approximately acquired with 
just knowing power supply. For example, with 1.8V power supply ( = 0.9  and 
= −0.9 ),  = 0.3, = −0.32, then the input range is from -0.6V to 0.58V.  If 
reduce the power supply to 0.8 V ( = 0.5  and = −0.5 ), then the input range 
will be decreased to (-0.2 to 0.18).   
2.2.2  Common Mode Rejection Ratio (CMRR) 
       CMRR is the parameter to evaluate the ability for input noise rejection. The equation 
is given by,  
                                               =                                                                     (2.20) 
       Where  is the differential gain given by different input voltage, and  is common 
mode gain provided with same input. Ideally, common mode gain is zero and the CMRR 
is infinite according to Eq. (2.20).  However the two input voltages are not the same 
because of the noise or any other influent factors, such as input variation. Hence, the 
smaller  means less distortion from noise, which also means the larger CMRR, the 
better for the noise rejection [21].  
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2.2.3  Phase Margin (PM) 
         Phase margin is the difference between the phases, generally measured in degree, 
which is widely used in stability measuring of a system in frequency domain. In system 
design, the larger PM (system will be more stable) is preferred, typical PM value is 45°, 
but prefer 60°  for practical design. Recalling the multiple op-amp stage design, the 
performances of op-amps are varied due to mutual influence among them.   
2.2.4 Closed loop op-amp gain  
    Closed loop op-amp gain, is the significant parameter in the op-amps design 
especially in sub-threshold design. The high gain would increase the performance of the 
entire system [21].  
 
Fig. 2.3 General block diagram of closed-loop Op-amp 
Fig. 2.3 is the general block diagram of a closed-loop Op-amp, where A(jω) is the 
open loop gain and F(jω) is the closed loop gain, the transfer function is given by, 
                                         = ( )
( )
= ( )
( ) ( )
                                             (2.21)     
If ( ) ( ) ≫ 1, then Eq. (2.21) can be simplified as, 
                                             =
( )
                                                                  (2. 22) 
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   Therefore, if open-loop gain is large enough, the closed-loop gain depends on external 
feedback circuit.  
 
Fig. 2.4 Closed-loop Op-amp 
 To better comprehend the concept of closed loop gain, a more specific example is 
presented. Fig. 2.4 is the schematic of closed-loop op-amp, where the external circuit 
composed by two resistors R1 and R2 in series. As seen in Fig. 2.4,   is negligible as 
the input resistance of op-amp is infinite.  According to KCL, Eq. (2.23) can be obtained, 
                                               =                                                              (2.23) 
 Applying calculation, then  
                                                  = −                                                         (2.24) 
Where the ratio of R2 and R1 is the feedback gain, which is the reciprocal of ( ) 
2.2.5 Slew Rate (SR) 
        Slew rate is the changing rate (response speed) for the output signal in electronic 
circuits design. The measured two points are selected at 10% and 90% respectively, as 
depicted in Fig. 2.5. Considering some deviations between rising SR and falling SR, 
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usually the average value can be used. However, the best design is to keep =
 
           For the rising SR              S = =                                              (2.25) 
           For the falling SR            S = =                                             (2.26) 
Finally, the average slew rate is given by Eq. (2.27),  
                             SR= S + = ( − )( + )                 (2.27) 
 
Fig. 2.5 Slew Rate (SR)  
2.3 Analog to digital convertor (ADC)  
      Analog to digital convertor is the device that convert continuous signal to discrete 
data. In the real world, most things can be higher or lower, louder or quieter, on a sliding 
scale, which are characterized by analog signal. However, the analog signal is easily got 
lost, distorted and sometimes even impossible to be recovered by the receiver due to the 
effects of random noise [22]. Digital signal can reduce noise effectively and it is also easy 
to manipulate, compatible with digital systems, such as microprocessor. In terms of 
conversion method, ADCs are classified by direct-conversion (flash ADC, pipeline ADC, 
14 
 
SAR ADC) and indirect conversion (digital ramp ADC, delta-sigma ADC, counter ramp 
ADC). ADCs also have other classifications based on power consumption, operating 
speed, resolution, number of bits and even the complexity. Flash ADC is easily to be 
implemented and widely used in current integrated circuit design, which is the 
architecture used in our ROIC design. To better comprehend the operating principle and 
to facilitate the design, some of the important technical standards are illustrated in the 
following sections.   
2.3.1 Resolution  
         Resolution, also called Least Significant Bit (LSB) is the minimum change for the 
input signal that can be detected by the ADC, and is expressed as Eq. (2.28).  
                                           = = = 	                               (2.28) 
         Where n is the number of bits, and FSR is the full scale range. N is the number of 
gradations ( = 2 ),  and  are the positive, negative reference voltage 
respectively.  The number of bits can be characterized the resolution, as listed in Table 
2.1.  
Table 2.1 The number of bits (n) vs number of gradations (N) 
Number of bits (n) Number of gradations (N) 
4 16 
8 256 
12 4096 
16 65536 
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2.3.2 Sampling Rate [23] 
         Sampling rate defines the number of samples taken from analog signal to make 
digital signal in one second, which indicates the speed of ADC. In virtue of Nyquist 
Sampling Theorem, to avoid aliasing in frequency domain, the sampling frequency is at 
least two times larger than the maximum frequency of the signal, is given by,  
                                                              ≥ 2                                                        (2.29) 
2.3.3 Quantization Error [23] 
    ● Signal-to-Noise-Ratio (SNR) 
           Signal-to-Noise-Ratio is a measure of comparison between signal and background 
noise. It defines the ratio of the signal power to the sum of all other noise power 
excluding the first nine largest spur and dc [23].        
        	 = 10 log
∑
= 20 log
∑
= ( ) − , ( )    (2.30) 
        ● Signal-to-Noise-And-Distortion (SINAD) 
           SINAD is the ratio of the signal power to sum of the all other noise excluding dc.  
                                   = 10 log
∑(
                                            (2.31) 
         ● Effective Number of Bits (ENOB) 
            ENOB is a measure of the quality for the analog to digital conversion. The 
relationship between ENOB and SNR or SINAD is described as below,  
                                            = .
.
                                                        (2.32) 
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                                             = .
.
                                                 (2.33) 
         ● Spur-Free Dynamic Range (SFDR) 
         SFDR is the ratio of the signal power to the largest spur whether harmonically 
related or not, which can be expressed by,  
                                    = ( ) − 	 	( )                           (2.34) 
2.3.4 Integral Non-Linearity (INL) [23] 
         INL is the maximum difference between the actual and ideal finite resolution 
characteristic measured vertically in percent or LSBs, as shown in 
 
Fig. 2.6 INL and DNL 
2.3.5 Differential Non-Linearity (DNL) [23] 
         DNL is a term defining the deviation between adjacent codes measured at each 
vertical step in percent or LSBs, which is expressed as below,  
                                               = ( − 1)                                                   (2.35)       
      Where  is the size of the actual vertical step in LSBs 
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3 READ-OUT INTEGRATED CIRCUIT DESIGN OPERATING IN 
SUBTHRESHOLD 
3.1 Introduction 
     To detect the resistance change when resistive CNTs sensors are exposed to gas, two 
mainly conversion approaches resistance-to-current and resistance-to-voltage are adopted. 
Each of approach also has different architectures to implement.  
According to the existed literature, most of researchers focused on the architectures to 
implement a read-out integrated circuit (ROIC) with high resolution, wide dynamic range, 
anti-noise and easy to control to account for process variation in the manufacturing of 
CNTs, and already obtained some improvements but didn’t pay much attention to the 
power consumption. However, in energy constrained applications such as read-Out 
integrated circuit design for CNTs based biomedical, chemical sensors, or other portable 
devices, where the low power dissipation is the priority. Therefore, ultra-low power 
circuit design with capability of operating at low frequency is very desirable in these 
applications.  In this thesis, a ROIC for the resistive CNTs based sensors applying sub-
threshold technology is presented. Meanwhile the ROIC also includes automatic gain 
control unit to extend the reading dynamic range. 
3.2  Implementation of sub-threshold ROIC  
       The proposed sub-threshold ROIC includes current to voltage converter (CVC), 
automatic gain control (AGC), multiplexer, buffer and analog to digital conversion 
18 
 
(ADC), as shown in Fig. 3.1, which can be used to detect the current from the sensor such 
as carbon nanotube sensor.  This ROIC has wide dynamic current reading range and 
extremely low power consumption after applying automatic gain control (AGC) and sub-
threshold technology. In this circuit, the current flowing to the sensor is transferred to 
voltage ( ) after through the transistor M1. M1 is operating in linear region act as an 
active resistor. Hence Fig. 3.1 can be simplified as Fig. 3.2. In Fig. 3.2,  is the 
resistance of transistor M1,  is the resistance of sensor,  is the reference 
voltage applied on one terminal of sensor, and  is the source voltage of M1.  If  is 
fixed, then   is give by,  
                                              =                                                         (3.1)                                                                                               
       As shown in Fig. 3.1, after initial I-V conversion,   goes into DC level shifter to 
shift DC voltage to zero and multistage amplifiers. Meanwhile AGC determines which 
stage’s output is selected to send to next stage. After that a unit gain buffer is added to 
drive the ADC. Finally, interfaces ADC to convert analog signal to digital signal for 
future digital signal processing. The detail discussions will be given in the following 
sections.  
     In this thesis, all the components are implemented in 180nm CMOS technology. To 
compare the difference in power dissipation and other performances, three sets of power 
supplies ( =0.5V/ =-0.5V; =0.4V/ =-0.4V;	 =0.3V/ =-0.3V) are used. 
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Fig. 3.1 Block diagram of ROIC 
        
Fig. 3.2 Simplified block diagram of ROIC 
3.2.1 Sub-threshold technology 
        Sub-threshold technology is a terminology that operating transistors in sub-threshold 
region by providing gate-to-source voltage lower than threshold voltage ( < ). The 
characteristic of transistor working in sub-threshold was studied since 1970s [24]. It is 
known that a minority channel is formed When  is larger than , here calls super-
threshold, or strong inversion. Ideally, when  is lower than , the channel between 
source and drain is off. However, some of the more energetic electrons can still flow 
from source to drain due to Boltzmann distribution of electron energies, and a weak 
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current created in the channel, known as leakage current, sub-threshold current, weak 
inversion current.  Study found that the current is decreasing exponentially when the 
gate-to-source voltage is scaling down after below threshold voltage , and is related to 
the thermal voltage, transistor size, sub-threshold slope parameter and etc. The 
relationship can be expressed as following two equations [25]: 
																		 _ = 1−   	 <                                       (3.2) 
          When = , the drain to source current is given by, 
                         	 = µ ( ) ( − 1)                                                                    (3.3) 
          Where the parameters in Eq. (3.2) and (3.3) are defined as: 
                        W        Effective width of the channel 
                        L         Effective length of the channel 
                        n         Sub-threshold slope parameter  
                        V        Thermal voltage ((KT/q) =26 mV at 300K) 
                        µ ( )   Carrier mobility for n and p channel device 
                        C       Gate oxide capacitance per unit area             
          The incentive of operating the circuit in weak inversion is to be able to exploit the 
sub-threshold leakage current as the operating drive current.  From equation (3.2), the 
sub-threshold current is exponentially related to the gate voltage, which means it will 
give an exponential increasing delay. However, the simulation results show that the 
reduction in power dissipation (PD) outweighs the increase in delay, it means the power 
delay product (PDP) in sub-threshold circuits is less than the one working in strong 
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inversion circuits. As listed in Table 3.1, the comparisons in the delay and PD between 
sub-threshold and strong inversion for single inverter, nand2 and nor2 gate, it is found 
that their power consumption from sub-threshold region is much less than that from 
strong inversion and delay is larger when gates working in sub-threshold region than that 
in strong inversion region, but the power delay product in sub-threshold region gained a 
lot when comparing to that working in strong inversion region. Therefore, circuits 
working in weak inversion have improved performance in the power delay product.  
Table 3.1 Comparisons between sub-threshold and super-threshold 
for single inverter, nand2 and nor2 gate 
  Delay 
(s) 
Power 
(W) 
PDP 
(W.S) 
PDP Ratio of 
super- to sub- 
Inverter Super-threshold 5.55p 10.5µ 58.28E-18 64.1 
Sub-threshold 2.60n 0.35n 0.910E-18 
Nand2 Super-threshold 8.93p 9.39µ 83.85E-18 69.4 
Sub-threshold 3.45n 0.35n 1.208E-18 
Nor2 Super-threshold 13.8p 13.7µ 189.1E-18 47.5 
Sub-threshold 8.65n 0.46n 3.979E-18 
 
 
Fig. 3.3 Schematic of Op-amp 
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          To illustrate sub-threshold technology, a two stage operational amplifier design 
process is presented. As shown in Fig. 3.3, the two stage operational amplifier has two 
power supply =0.4V and = -0.4, and = -0.1789.  
        At the beginning, DC analysis is applied to find the  value for ( ) = 0. 
The following procedures are used: 
        Step1: Sweep the biased voltage till get the zero output voltage; 
        Step2: Record the value of bias voltage when output voltage is zero;  
Step3: Measure the dc voltage for all the other nodes at the value of bias voltage 
recorded in the second step. All the node DC voltages are marked in Fig. 3.3. According 
to the Eq. 3.2, all the transistors in op-amp are working in sub-threshold region. For 
example, transistor M5, =-0.1789-0.4=0.2211V less than ( =0.38V). Therefore 
M5 working in sub-threshold region.  
As known, Op-amp is the key component in the CVC design. Consequently, the 
performance of Op-amp will affect the design of DC level shifter and multi-stage 
amplifiers. For instance, as shown in  Fig. 3.8, to shift the median input voltage ( ) to 
zero in DC level shifter block, appropriate value of  should be given, as listed in 
Table 3.2, the deviation between simulated  and calculated is expressed by 
Error%.  
                        % = _ _
_
× 100%                                     (3.4) 
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Table 3.2 Error percentage vs power supply and gain 
 
= 0.9   
= −0.9  
Gain=51.8dB 
= 0.5   
= −0.5  
Gain=52.3dB 
= 0.5   
= −0.5  
Gain=65.2dB 
 
 
(calculate) 
 
(simulation) 
Error%  
(simulation) 
Error%  
(simulation) 
Error% 
-0.1 -0.4 -0.3919 2.025 -0.356 11.5 -0.398 0.475 
-0.06 -0.24 -0.2351 2.042 -0.201 16.3 -0.239 0.417 
-0.03 -0.12 -0.1175 2.083 -0.102 15.0 -0.119 0.333 
-0.01 -0.04 -0.03917 2.075 -0.034 15.0 -0.039 0.350 
0.03 0.12 0.1175 2.083 0.105 12.5 0.119 0.333 
0.06 0.24 0.2348 2.167 0.211 12.1 0.239 0.333 
0.1 0.4 0.3911 2.225 0.330 17.5 0.398 0.325 
 
It is observed that error% is about 2% with 1.8V power supply and gain of 51.8dB, 
while it is up to 17% with 1.0V power supply and gain of 52.3dB. However, the error% is 
reduced to 0.5% when increase the gain to 65.2dB and keep 1.0V power supply. Hence, 
the gain of sub-threshold should be larger than the one from super-threshold to get 
closely error percentage.  
Table 3.3 Performance comparisons in op-amp with different power supply 
Working region 
 
(v) 
 
(v) 
 
(v) 
Gain 
(dB) 
PM 
(deg) 
UGB 
(MHz) 
CMRR 
(--) 
PD 
(W) 
SR 
(v/uS) 
 
(pF)  
Super-threshold 0.9 -0.9 -0.2067 51.8 108.8 138.7M 58.4 921μ 131 1 
Sub-threshold 0.5 -0.5 -0.2116 65.15 59 579k 1810 620n 0.3 1 
Sub-threshold 0.4 -0.4 -0.1789 65.19 61 99.3k 1614 76.8n 0.05 1 
Sub-threshold 0.3 -0.3 -0.1349 63.85 62 20.4k 1185 11.4n 0.009 1 
 
Table 3.3 gives the comparison of simulation results for op-amp between super-
threshold and sub-threshold, where DC analysis, AC analysis and transient analysis are 
applied for the op-amp. First, doing DC analysis is to find the  value for ( ) =
0, second doing AC analysis by sweeping the frequency to measure gain, phase margin 
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(PM) and unit gain bandwidth (UGB), common mode range ratio (CMRR). Finally, the 
slew rate also recorded using transient analysis.  
It can be seen from Table 3.3 that the power consumption (PD) is reduced almost 
four orders (from 921μW to 11.4nW) when the power supply is decreased from 1.8V to 
0.6V. Op-amp also operating in acceptable frequency (UGB=20.4k) even with 0.6V 
power supply. So sub-threshold technology is quite attractive for the applications of ultra 
low power and low speed.  
3.2.2 Sub-threshold CVC Design 
        As shown in Fig. 3.4, CVC includes two stages.  The first stage converts the current 
directly into voltage  based on Ohm’s Law. The second stage includes DC shift, 1st 
stage amplification and 2nd stage amplification.  
 
Fig. 3.4 Block diagram of CVC 
● Stage 1 Design 
        The basic principle for detecting current signal is the conversion of current to 
voltage.  Ideally current signal can be treated as current source (  see Fig. 3.5) with very 
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large inner resistance. The principle diagram in which positive terminal connects to the 
ground measuring current signal can be seen in Fig. 3.5. 
       
Fig. 3.5 Diagram for traditional I-V converter 
        The output voltage is proportional to the input current if input impedance and open-
loop gain are infinite: 
                                                     = −                                                                (3.5)   
        Theoretically, relatively large output voltage would be obtained if resistor  is large 
enough even though input current signal is pretty weak. For example, = 10 Ω, 
= 1 , then = − = −1 .  However, the totally ideal operational amplifier 
does not exist in reality, as the input impedance is not infinite and the increasing in  is 
also limited by the input impedance.  Meanwhile, the variation of manufacture 
technology and process should also be given a consideration, such as offset voltage 
, leakage current  and etc. Actually, considering the leakage current , the 
output voltage of Fig. 3.5 becomes = −( − ) , if  is larger than	 , then  
will not be measured.  Additionally, the open-loop gain is not infinite.  The characteristic 
of relationship between input and output is expressed as following equation: 
                                   = − + − +                                         (3.6) 
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       From Eq. (3.6), it can be seen that several conditions should be satisfied if measuring 
weak current signal, they are listed as follows:     
      ◊ Input impedance ≫ feedback resistor  
      ◊ Leakage current ≪	input current  
      ◊ Small offset voltage  and temperature drift 
        For using sub-threshold technique, leakage current will no longer be able to be 
ignored, and must be considered.  
        However, in this thesis, the above requirements are not needed as the op-amp is not 
included in I-V conversion part. As illustrated in Fig. 3.6, one terminal of the sensor 
connects to the ground ( =0), the other one connects to the drain terminal of transistor 
.  and  are the gate voltage and source voltage of  respectively. After I-V 
conversion, the voltage signal  goes into unit gain buffer to avoid the feedback current 
to the sensor and the next application stage which will be discussed later. The active 
transistor working in linear region can be treated as a resistor, so the circuit (a) in Fig. 3.6 
can be simplified as (b) in Fig. 3.6. Based on the principle of Ohm’s Law (V=IR), and the 
current from sensor can be developed by Eq. (3.7),  
                                       = −                                                                 (3.7) 
       The main advantage of this design is the current will flow directly from  to  
terminal, no DC current will flow to and from the unit gain buffer due to the inherent 
capacitor at the gate terminal of the transistor. 
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Fig. 3.6 Model for Sensor and transistor 
        Considering the inherent capacitor for gate of transistor, a long settling time is 
needed before outputs a steady voltage value for weak current. This will be an issue when 
operating in the high speed (MHz, GHz) applications. However, the design of this circuit 
is applied in low speed area: biochemical sensing and chemical detecting and etc.  
        Another obviously advantage of using active resistor can be observed when 
considering the process error. As we know, process variation will cause the resulting 
resistance to differ from the one expected during the CMOS fabrication process, which 
will reduce the accuracy for the subsequent stages. However, with the using of active 
transistor , the resistance value can be adjusted through a control voltage . In this 
design, 	  is the gate voltage and 	  is the source voltage for transistor M1. The 
expression to the resistance value of active transistor working in linear region is show in 
Eq. 3.8. 
                                                 	 =                                                            (3.8) 
> 	 	 < −  
      Where 
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                    L    Length of transistor    
                    W   Width of transistor 
                      Voltage from gate to source  
                     A function of electron mobility or hole mobility and oxide thickness. 
 
Fig. 3.7 I-V Performance Evaluation with Input Current Sweep 
        The circuit in Fig. 3.6 is implemented by using 180nm CMOS technology, where the 
sensor is modeled as a varying current source. Fig. 3.7 is the simulation result with  
versus current. As seen in Fig. 3.7, an ideal current source is used to test the I-V 
conversion circuit with input currents of 0 to 100 nA. The purpose is to adjust the 
transistor width to length ration for  that yields a resistance of around 1 MΩ to cover 
the potential current range of the sensor. The value used for the control voltage  is also 
another important design parameter to ensure the transistor operates in linear region. The 
results are shown in Fig. 3.7 and Table 3.4.  Note that the voltage drop across the 
transistor  is − . For a given value of 1MΩ ( _ ), 1nA of current will 
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be converted to approximately 1mV. Therefore, it is important to preserve the linear 
relationship between the input current and output voltage . As shown in table 3.4, the 
conversion error is given by,  
                    	 % = _
_
× 100%                     (3.9) 
       Where  _ = ( − )/ _   
       It can be seen that the conversion error is about 5% when the input current below 
60nA, so in the following analysis, estimated value of 1 MΩ for  will be used. 
Meanwhile, the variation of  can be calibrated to generate data similar to the Table 
3.4 after fabrication.  
Table 3.4 I-V performance Evaluation with Input Current 
 
(nA) 
 
(mV) 
 
(mV) 
_  
(mV) 
Simulated Resistance 
   (MΩ) 
Conversion 
Error % 
0 -400 -400 0 0.000 0.0 
1 -399 -400 1 1.000 0.0 
2 -398 -400 2 1.000 0.0 
3 -397.1 -400 2.9 0.967 3.3 
4 -396.1 -400 3.9 0.975 2.5 
5 -395.1 -400 4.9 0.980 2.0 
6 -394.1 -400 5.9 0.983 1.7 
7 -393.1 -400 6.9 0.986 1.4 
8 -392.1 -400 7.9 0.988 1.2 
9 -391.2 -400 8.8 0.978 2.2 
10 -390.2 -400 9.8 0.980 2.0 
20 -380.1 -400 19.9 0.995 0.5 
30 -369.8 -400 30.2 1.007 0.7 
40 -359.2 -400 40.8 1.020 2.0 
50 -348.3 -400 51.7 1.034 3.4 
60 -337.1 -400 62.9 1.048 4.8 
70 -325.5 -400 74.5 1.064 6.4 
80 -313.6 -400 86.4 1.080 8.0 
90 -301.2 -400 98.8 1.098 9.8 
100 -288.6 -400 111.4 1.114 11.4 
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● Stage 2 Design 
      In Fig. 3.4, stage 2 design comprises of DC level shift block and 1st stage 
amplification, and the 2nd stage amplification. DC shift is used to set the middle value of 
 to be zero.  
      Fig. 3.8 is the circuit of combined DC level shift and 1st stage amplification, after DC 
level shift, the voltage signal  added by the absolute value of  (the median value of 
), meanwhile it is also amplified by (the gain of first stage amplification) times, the 
relationship is expressed as Eq. (3.12).  
 
Fig. 3.8 DC level shift and 1st stage amplification of CVC 
      Assume it is an ideal op-amp, we obtain 
                                                       =                                                    (3.10) 
      Then 
                                                 = 1 + −                                       (3.11) 
       Set = , to get be zero, 
                                                = (1 + )	 .                                                   (3.12) 
       With this  value, DC level shifter shifts middle value of  to zero, which 
means shifting all the values of  by | | . Note that  is a negative number 
because = 0 in Fig. 3.6.  
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       Thus                                      = ( − )                                                (3.13) 
       Where                                    = 1 +                                                             (3.14) 
      However, for sub-threshold region, the leakage current to the gate must be 
considerate. So Eq. (3.11) is no longer valid. According simulation results, a modification 
factor is added in Eq. (3.11)  
                                              = 1 + − ( + )                               (3.15) 
       Comparing Eq. (3.11) and Eq. (3.15), it is find that  would still be zero by 
adjusting  even though the Equation changed.  
       Fig. 3.9 is the schematic circuit of a unit gain buffer, where the inverting terminal 
and output terminal are connected together, is given by,   
                                                     =                                                               (3.16) 
 
Fig. 3.9 Unit Gain Analog Buffer 
        Substituting Eq. 3.16 into Eq. 3.11 yields,  
                                              = 1 + −                                                  (3.17) 
       Simplify Eq. (3.17), finally get,  
                                                      =                                                                     (3.18) 
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        Hence, unit gain analog buffer is obtained just simply connecting inverting terminal 
and output terminal each other. Note that  is the input signal while  is the output 
signal.   
        To provide extra gain for the weak voltage signal, a second stage amplifier is added. 
As discussed before, the gain is highly related to the ratio of resistance, see Eq. (3.14). 
High gain requires large ratio of  , then the resistance will pretty large and increase the 
hardware overhead needed for fabricating on-chip. However, if using multi-stage gain 
distribution, the resistor value will be reduced a lot while still satisfy overall gain 
required in the second stage. The schematic of second stage amplification depicted in Fig. 
3.10 includes three stages of operational amplifiers in non-inverting configuration. Each 
stage’s gain is the ratio of resistor they are given by,  
 
Fig. 3.10 Schematic of 2nd stage amplification 
                                              _ =                                                                        (3.19) 
                                              _ =                                                                        (3.20) 
                                             _ =                                                                         (3.21) 
        The entire gain  for second stage is the product of smaller gain of three sections 
( _ , _  and _ , as described in  Fig. 3.10), and is given by,  
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                                             = _ _ _                                                    (3.22) 
       The Cadence schematic simulation result shows that the gain for the second stage is 
approximately 15.822.  
3.2.3 Sub-threshold AGC Design 
        Fig. 3.11 is the block diagram of sub-threshold automatic gain control (AGC). The 
AGC circuit is designed to control the system gain and increase the ROIC interfacing 
sensor dynamic range. It includes three differential op-amps (Diff_comp), labeled as C1, 
C2 and C3,   and two multiplexers, where Diff_comp block includes a comparator and a 
D type flip flop and Mux block is a 2-to-1 multiplexer, clk is the clock signal into the 
Diff_comp. The input voltage signal  is directly coming from the DC shift and first 
stage amplification as shown in Fig.1, and its amplitude range is from -160mV to 160mV.  
The polarity of  is to be determined by the comparator C1 which is included in 
Dif_comp, where non-inverting terminal connecting to the ground. Meanwhile,  also 
goes into comparators C2 and C3 to compare with the negative reference voltage ( =-
10mV) and positive reference voltage ( =10mV) repectively. The reference voltage 
can be adjusted according to the designing requirements for different applications.  
        After comparing with the reference voltage  and , two outputs (S2 and S3) 
from comparator C2 and C3 are obtained. One of the outputs S2 or S3 will be picked up 
depends on the polarity of . For instance, if < 0, then S1=1 and S3 will be selected 
by multiplexer m1.  If > 0, then S1=0 and S2 will be selected by multiplexer m1. 
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Fig. 3.11 Block diagram of sub-threshold AGC 
       Finally, the output of first multiplexer m1 will serve as a control signal for the 
second multiplexer m2 to determine which input (  and ) will be selected. Note that 
 is the output of second stage amplification as shown in Fig. 3.1, where it is amplified 
by  more times than . For example, if  larger than 10mV, the control signal S=0, 
then = . If not, the control signal S=1 and = .  Hence, the logic relationship of 
, ,  and S is obtained as follows,   
                                                 = (1− ) +                                                (3.23) 
         In the following, the deduction of gain  for the function of ,	  and S will be 
presented. As mentioned in section 3.2.2,  is expressed by ,  and . The Eq. 
3.13 is rewritten as below,  
                                                  = ( − )                                                    (3.24) 
        After through the 1st stage amplification, the signal will go to the second stage and 
amplified by  times more, so we have                                                   
                                                 = ( − )                                              (3.25)  
       Substituting Eq. (3.24) and Eq. (3.25) into Eq. (3.23) yields 
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                                    = ( − )( (1− ) + )                           (3.26) 
         Considering  
                                             = ( − )                                                      (3.27) 
        Thus the equivalent gain (the gain after applying AGC) is, 
                                         = (1− ) +                                                (3.28) 
         From Eq. (3.28), it is clearly found that automatic gain control is well implemented. 
For example, if S=0, then the total gain = , else if S=1, then the total gain 
= . The simulation results can be seen in Fig. 3.12 and Table 3.5.  
  
Table 3.5 Results of CVC ( =0.4V, =-0.4V)  
  
(nA) 
 
(mV) 
 
(mV) 
 
(mV) 
 
(mV) S Av1 Av2 Av 
 
(mV) 
 
(mV)  (mV) 
60.0 -236.3 161 -197.2 161 0 5.063 15.198 5.063 -268.1 400 -300 
54.1 -243.2 125.8 -197.2 125.9 0 5.063 15.198 5.063 -268.1 400 -300 
48.1 -250.1 90.94 -197.2 91.04 0 5.063 15.198 5.063 -268.1 400 -300 
42.1 -256.8 56.95 -197.2 57.07 0 5.063 15.198 5.063 -268.1 400 -300 
36.1 -263.4 23.77 -197.2 23.85 0 5.063 15.198 5.063 -268.1 400 -300 
30.1 -269.8 -8.659 -131.6 -131.6 1 5.063 15.198 76.9475 -268.1 400 -300 
24.1 -276.1 -40.38 368.2 -40.38 0 5.063 15.198 5.063 -268.1 400 -300 
18.1 -282.2 -71.44 399.7 -71.44 0 5.063 15.198 5.063 -268.1 400 -300 
12.1 -288.2 -101.9 399.7 -101.9 0 5.063 15.198 5.063 -268.1 400 -300 
6.1 -294.1 -131.7 399.7 -131.7 0 5.063 15.198 5.063 -268.1 400 -300 
0.1 -299.9 -161 399.7 -161 0 5.063 15.198 5.063 -268.1 400 -300 
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Fig. 3.12  Transient analysis for ROIC ( =0.4V, =-0.4V): (a) is the current from 
sensors using PWL current, (b) is the intermediate output of CVC after DC shift & 1st 
stage amplification, (c) is the output of CVC after 2nd stage amplification without using 
AGC, (d) is the final output of CVC using AGC. 
       As listed in table 3.5,   is the current to be detected from sensor ranging from 
100pA to 60nA; 0	 is the voltage after I-V conversion which are all negative number; 
1	is the voltage after 1st stage amplification, which are shifted by median value of 	  
and also amplified by 5.063 times; 2	 is the voltage after 2nd stage amplification without 
AGC, most of value are out of the input range of ADC; 1	is the gain of 1st stage 
amplification; 2	 is the gain of 2nd stage amplification; 	is the gain after applying 
AGC; S is the control signal from AGC, it is clearly observed that when the signal after 
first stage amplification is still low enough, for example, =-8.658mV (marked red color 
in table) within the range of -10mV to 10mV, control signal will be 1 and the 	will be 
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amplified by extra 15.158 times. In the last right two columns (  and ) are the input 
control terminals to maintain a 1MΩ resistance for the active transistor M1.  is the 
median value of 1   and 1 ,  and is used to determine the adjustment voltage for 
DC shift.  
         Fig. 3.12(a) depicts output current from sensors ranging from 100pA to 60nA. As 
illustrated in Fig. 3.12(b), after DC level shift and 1st stage amplification, the current are 
converted to voltage signal ranging from -161 mV to 161 mV, which is within the input 
range of ADC (-0.2V to 0.2V). Fig. 3.12(c) and (d) show the output voltage without using 
AGC and using AGC respectively, it is observed that lots of current signal can’t be 
detected without using AGC, as output voltage after 2nd stage amplification reach in 
saturation. However, after applying AGC, all the current are well detected and transferred 
to voltage signal. If the converted signal ( ) is too weak (for instance, | |=8.658mV, 
less than 10mV), then the control signal blue line in Fig. 3.12(d) from AGC change to 
high level, and 	will be amplified by further stage to reach in -131.6mV. If signal 	is 
over 10mV, then control signal will be at low level. Finally, 	serves as the final analog 
output of ROIC. 
       The results in Fig. 3.12 and Table 3.5 are simulated under 0.8V power supply. 
Considering the large improvement in power consumption by reducing the power supply, 
can we keep reducing the power supply to =0.3V, =0.3V? However, AGC is no 
longer operating normally, as depicted in Fig. 3.13, the control signal is always at high 
level, nothing related to the value of  coming from the DC shift and first stage 
amplification as shown in Fig. 3.1. Hence, some modifications are required to make the 
CVC work in the future.  
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Fig. 3.13 Final analog Output signal ( ) 
       As discussed in chapter 2.2.1, the input range of ADC is related to the power supply. 
With the power supply scaling down, correspondingly the input range is reducing. 
Therefore, to improve the entire performance of ROIC, multi-power supply is 
recommended. For example, distributes 0.8V to CVC and 1.0V to ADC.   
3.2.4 Calibration Method  
          To convert voltage back to current, calibration method is applied after read the 
voltage output from ROIC. After calibration, it is convenient to use compensation 
technology to improve the accuracy of current detecting.  
         Fig. 3.14 shows the block diagram of Read-Out Integrated Circuit including active 
transistor, 1st stage and 2nd stage amplification, AGC, Multiplexer, Buffer and ADC. 
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Fig. 3.14 Block Diagram of ROIC 
         Where  
                                    	= the current to be detected from sensor 
                                    	 = the voltage after I-V conversion  
                                    	= the voltage after 1st stage amplification 
                                    	 = the voltage after 2nd stage amplification  
                                    	= the gain of 1st stage amplification 
                                    	= the gain of 2nd stage amplification 
                                    	=   the gain after applying AGC  
                                    S = the control signal from AGC 
                                    	= the analog output signal 
                                    	= the digital output signal  
      The voltage drop across active transistor M1 is ( − ), and applying Ohm’s Law, 
we obtain                                          
                                              = −                                                       (3.29)     
           Reviewing Chapter 3.2.3, the relationship among , ,	  and S is given by,  
                                            = (1 − ) +                                             (3.30) 
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            Since 
                                             = ( − )                                                      (3.31)                                    
            Substituting Eq. (3.30) into Eq. (3.31) yields 
                                            = ( − )( (1− ) + )                   (3.32) 
           Thus we have 
                                           − =
( )
                                             (3.33) 
                                           =
( )
+                                              (3.34) 
           Combining Eq. (3.29) and Eq. (3.34), then get 
                                          =
( )
+ −                         (3.35) 
           Finally 
                                         = (
( )
+ − )                       (3.36) 
          Hence, if given the value of ,	 , S, ,  and measured result , then the 
current can be readily obtained. 
          For example, =5.089, =15.822, Vs=-400mV. From simulation of DC 
analysis using ideal current source ranging from 100pA to 60nA, we get =-
399.9mV, =-337.1mV, and also know the value of active transistor =1MΩ, 
then 
                                  = 0.5( + ) = −368.5                                 (3.37) 
          From transient analysis, the measured output voltage is 159.5mV and -93.87mV 
respectively 
          Case 1   =60nA,   =159.5mV and S=0, then 
                              =
( )
+ −                                 
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                                          = ( .
. ( ) . × . ×
− 368.5 + 400 )     (3.38) 
                                              = 62.84nA                  
         Case 1   =30nA,   =-93.87mV and S=1, then 
                              =
( )
+ −  
                                          = ( .
. ( ) . × . ×
− 368.5 + 400 )     (3.39) 
                                               = 30.33nA 
          Similarly, all the measured output voltage can be converted back to current using 
Eq. (3.36). More calculations are tabulated in Table 3.6 and Table 3.7.  
Table 3.6 Comparison of input and calibrated current ( =0.5V, =-0.5V) 
  
(nA) 
  
(mV) S 
  
(mV) Av 
  
 (nA) 
Error 
(%) 
60.0 159.5 0 -368.5 5.089 62.8421 4.7368 
54.1 125.9 0 -368.5 5.089 56.2396 3.9549 
48.1 92.03 0 -368.5 5.089 49.5841 3.0855 
42.1 58.86 0 -368.5 5.089 43.0661 2.2948 
36.1 26.34 0 -368.5 5.089 36.6759 1.5952 
30.1 -93.87 1 -368.5 80.5182 30.3342 0.7779 
24.1 -37.58 0 -368.5 5.089 24.1155 0.0640 
18.1 -68.76 0 -368.5 5.089 17.9885 0.6160 
12.1 -99.53 0 -368.5 5.089 11.9421 1.3047 
6.1 -129.9 0 -368.5 5.089 5.97435 2.0597 
 0.1 -159.8 0 -368.5 5.089 0.09894 1.0611 
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Fig. 3.15 Comparison between Readout and Input current ( =0.5V, =-0.5V) 
 
        As seen in Table 3.6, comparison between input current and calibrated current with 
1V power supply ( =0.5V, =0.5V), where the input current , the converted back 
current  , and percentage error are listed. When control signal S=1, automatic gain 
control is in effective and changes the gain 5.089 to 80.5182. So the weak voltage signal 
amplified by one more stage. In the column (Error%), the maximum error percentage is 
4.7%.  Fig. 3.15 shows the comparison between input current and converted back current, 
it is observed that error percentage is increasing when input current over 36.1nA, and 
reach in maximum value when = 60nA.  
     Table 3.7 shows the information about input current and calibrated output current with 
0.8V power supply ( = 0.4 , = −0.4 ).   Note that the gain for the 1st stage and 
2nd stage has a little bit difference with the gain provided by 1.0V power supply. The 
maximum error percentage 6.16% is also increased when served with a lower power 
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supply. Similarly, as depicted in Fig. 3.16, the error percentage is increasing when input 
current is over 42.1nA, and get the peak value when =60nA.   
Table 3.7 Comparison of input and calibrated current (V =0.4V, V =-0.4V)  
  
(nA) 
  
(mV) S 
  
(mV) Av 
  
(nA) 
Error 
(%) 
60.0 161 0 -268.1 5.063 63.6993 6.1655 
54.1 125.9 0 -268.1 5.063 56.7667 4.9292 
48.1 91.04 0 -268.1 5.063 49.8814 3.7036 
42.1 57.07 0 -268.1 5.063 43.1719 2.5463 
36.1 23.85 0 -268.1 5.063 36.6106 1.4145 
30.1 -131.6 1 -268.1 76.9475 30.1897 0.2981 
24.1 -40.38 0 -268.1 5.063 23.9245 0.7283 
18.1 -71.44 0 -268.1 5.063 17.7898 1.7138 
12.1 -101.9 0 -268.1 5.063 11.7736 2.6976 
6.1 -131.7 0 -268.1 5.063 5.88775 3.4794 
0.1 -161 0 -268.1 5.063 0.10067 0.6715 
  
 
Fig. 3.16 Comparison between Readout and Input current ( =0.4V, =-0.4V) 
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3.2.5 Optimization applying compensation technology 
       ● Establishment of fitting function for compensation factor  
       Compensation factor α is derived from the analysis of simulation results, which is 
added to the initial calibrated current to reduce the error of current detecting. More details 
are discussed in the section. 
Table 3.8 Comparison of input current and calibrated output current after compensation 
( =0.5V, =-0.5V) 
 
(nA) 
 
(mV) 
 
(nA) 
(  
− )nA 
Compensation 
Factor  (nA) 
Error%(before 
Compensation) 
Error%(after 
compensation) 
60 159.5 62.84211 2.84211 2.8 4.736851 0.070184 
58 148 60.58233 2.58233 2.6 4.452301 0.030458 
56 136.6 58.34221 2.34221 2.4 4.182516 0.103199 
54 125.2 56.10208 2.10208 2.2 3.892746 0.181328 
52 113.9 53.88161 1.88161 2.0 3.618476 0.227678 
50 102.7 51.68078 1.68078 1.8 3.361564 0.238436 
48 91.48 49.47603 1.47603 1.6 3.075056 0.258278 
46 80.36 47.29092 1.29092 1.4 2.806351 0.237127 
44 69.3 45.11761 1.11761 1.2 2.540015 0.187258 
42 58.31 42.95805 0.95805 1.0 2.281064 0.099889 
40 47.37 40.80831 0.80831 0.8 2.02078 0.020780 
38 36.49 38.67037 0.67037 0.6 1.764125 0.185178 
                   
        To find an appropriate fitting function for compensation factor, more simulation data 
are connected. From Fig. 3.15 and Fig. 3.16, we already known that the error percentage 
is increasing when input current larger than 36.1nA. As tabulated in Table 3.8, the 
comparison of input current and calibrated output current after compensation with 
=0.5V, =0.5V,  where the error percentage from 1.76% increases up to 4.73% 
while input current varies from 38nA to 60nA.  It is observed that all the calibrated 
output current is larger than the input one, and difference steadily goes from 0.67 to 2.84. 
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If we give a compensation factor to the calibrated current subtracting   by an 
arithmetic progression (as shown in table 3.10, the initial term is 0.6V, the common 
difference is 0.2V), then all the error percentage are decreased, especially the maximum 
error percentage degrading from 6.16% to 0.25%. Therefore, it is very helpful to reduce 
the error using compensation technique.  
   For convenient, the minimum calibrated output current is expressed by  
(38.67nA) and the maximum output current is written as 	(62.84nA) when input 
current varies from 30nA to 60nA. Similarly, the smallest and largest compensation 
factor is seen as  (0.6nA) and  (2.8nA) respectively. Considering the discussion 
above, the compensation factor α can be calculated as below,  
   Compensation factor:          
                                      = + ( − )                             (3.40) 
       For example, the calibrated current is =48nA, substituting all the parameters into 
Eq. (3.40) yields,  
                                     = 0.6 + .
. .
(2.8− 0.6) = 1.449            (3.41) 
      Comparing α calculated by Eq. (3.40) to the one (1.6nA) from Table 3.8, both of 
them are pretty close.                     
        Similarly, the same analysis is applied for the comparison of input current and 
calibrated output current after compensation with =0.4V, =-0.4V, as shown in 
Table 3.9, where the error percentage from 1.72% increases up to 6.16% while input 
current varies from 38nA to 60nA. It is observed that all the calibrated output current is 
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larger than the input one, and difference steadily goes from 0.65 to 3.70. If we give a 
compensation factor to the calibrated current subtracting   by an arithmetic 
progression (as shown in table 3.11, the initial term is 0.85V, the common difference is 
0.25V), then all the error percentage are decreased, especially the maximum error 
percentage degrading from 6.16% to 0.74%.  
Table 3.9 Comparison of input current and calibrated output current after compensation 
( =0.4V, =-0.4V) 
 
(nA) 
 
(mV) 
 
(nA) 
(  
− )nA 
Compensation 
Factor  (nA) 
Error%(before 
Compensation) 
Error%(after 
compensation) 
60 161 63.69933 3.69933 3.60 6.165547 0.998881 
58 149 61.32919 3.32919 3.35 5.739987 0.739987 
56 137 58.95906 2.95906 3.10 5.284028 0.4626 
54 125.2 56.62842 2.62842 2.85 4.867448 0.237818 
52 113.5 54.31754 2.31754 2.60 4.456806 0.033729 
50 101.9 52.02641 2.02641 2.35 4.052815 0.147185 
48 90.37 49.7491 1.7491 2.10 3.643961 0.314372 
46 78.95 47.49352 1.49352 1.85 3.246786 0.448866 
44 67.63 45.25769 1.25769 1.60 2.858393 0.550698 
42 56.39 43.03767 1.03767 1.35 2.470632 0.624606 
40 45.45 40.87689 0.87689 1.10 2.192228 0.307772 
38 34.19 38.65291 0.65291 0.85 1.718193 0.650228 
                   
   For convenient, the minimum calibrated output current is expressed by  
(38.65nA) and the maximum output current is written as 	(63.69nA) when input 
current varies from 30nA to 60nA. Similarly, the smallest and largest compensation 
factor is seen as (1.1nA) and (3.1nA) respectively. In virtue of the discussion 
above, same fitting equation with Eq. 3.40 is obtained by only changing some initial 
parameters ( , 	 ,  and ). For example, the calibrated current is 
=48nA, then the compensation factor will easily be acquired and has the approximately 
value for the ideal one.  
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                                  = + ( − )                                 (3.42) 
                                      =1.1 + . .
. .
(3.1− 1.1) = 1.847         
        To sum up, the fitting function for compensation factor can be expressed by Eq. 
(3.40). Some initial parameters changes are required if power supply varied.  
       ● Verification 
     Table 3.10 and Table 3.11 are the comparison in performance between before-
compensation and after-compensation, where  is the initial calibrated output current 
calculated by the Eq. 3.36 before compensation, and  is the calibrated output current 
after compensation, and  is the compensation factor getting from Eq. 3.40.  Note that 
 is obtained by different power supply, 1.0V in Table 3.10 while 0.8V in Table 3.11. 
The performance is evaluated by the error percentage of deviation to input current, which 
is given by,  
                                       % = × 100%                                                     (3.43) 
   To better observe the performance after applying compensation technology, all the 
results are drawn in Fig. 3.17 with 1.0V power supply ( =0.5V, =-0.5V) and Fig. 
3.18 with 0.8V power supply ( =0.4V, =-0.4V). 
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Table 3.10 Performance comparison between before-compensation and 
after compensation with power supply ( =0.5V, =-0.5V) 
 
(nA) 
Compensation 
Factor  (nA) 
(nA)(after 
compensation) 
(nA)(after 
compensation) 
Error%(before 
Compensation) 
Error%(after 
compensation) 
60.0 2.80 62.8421 60.0421 4.7368 0.0702 
54.1 2.08 56.2396 54.1596 3.9549 0.1101 
48.1 1.58 49.5841 48.0041 3.0855 0.1994 
42.1 1.08 43.0661 41.9861 2.2948 0.2705 
36.1 0.00 36.6759 36.6759 1.5952 1.5953 
30.1 0.00 30.3342 30.3342 0.7779 0.7780 
24.1 0.00 24.1155 24.1155 0.0640 0.0643 
18.1 0.00 17.9885 17.9885 0.6160 0.6160 
12.1 0.00 11.9421 11.9421 1.3047 1.3049 
6.10 0.00 5.97435 5.97435 2.0597 2.0598 
0.10 0.00 0.09894 0.09894 1.0611 1.0611 
 
Table 3.11 Performance comparison between before-compensation and after-
compensation with power supply ( =0.4V, =-0.4V)  
 
(nA) 
Compensation 
Factor  (nA) 
(nA)(before 
compensation) 
(nA)(after 
compensation) 
Error%(before 
Compensation) 
Error%(after 
compensation) 
60.0 3.60 63.6993 60.0993 6.1655 0.1655 
54.1 2.55 56.7667 54.2167 4.9292 0.2157 
48.1 1.89 49.8814 47.9914 3.7036 0.2258 
42.1 1.23 43.1719 41.9419 2.5463 0.3755 
36.1 0.00 36.6106 36.6106 1.4145 1.5952 
30.1 0.00 30.1897 30.1897 0.2981 0.7779 
24.1 0.00 23.9245 23.9245 0.7283 0.0640 
18.1 0.00 17.7898 17.7898 1.7138 0.6160 
12.1 0.00 11.7736 11.7736 2.6976 1.3047 
6.10 0.00 5.88775 5.88775 3.4794 2.0597 
0.10 0.00 0.10067 0.10067 0.6715 1.0611 
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Fig. 3.17 Performance comparison between before-compensation and after-compensation 
with power supply ( =0.5V, =-0.5V). Red line is the input current, blue line is the 
calibrated output current. 
 
Fig. 3.18 Performance comparison between before-compensation and after-compensation 
with power supply ( =0.4V, =-0.4V). Red line is the input current, blue line is the 
calibrated output current. 
As depicted in Fig. 3.17 and Fig. 3.18, no observable deviation between input current 
and calibrated output current after compensation. From Table 3.10 and Table 3.11, it is 
50 
 
observed the accuracy is improved a lot when the input current over 36.1nA, additionally, 
maximum estimated error percentage decreased from 4.73% to 2.05% with 1V power 
supply, and from 6.16% to 2.05% with 0.8 power supply.  
3.2.6  8-bit ADC Design 
        After I-V conversion, the signal will go to computer or other digital devices to do 
signal processing. However, analog signal is not recognized by digital devices and is also 
easily distorted by the noise.  Consequently, an analog to digital converter is quite 
necessarily. As shown in Fig. 3.19, the analog signal is first sampled, quantized to a 
digital format of ones and zeros, and finally converted to a workable binary number 
format through the encoder. The digitized data can then be processed, 
modulated/demodulated, and transmitted through different signal.    
 
Fig. 3.19 Analog to Digital Conversion 
          The flash ADC is used to implement analog to digital conversion, as shown in Fig. 
3.20. For convenient, a 3 –bit ADC is presented due to the same principle of 3-bit and 8-
bit ADC. As learnt in CMOS analog integrated circuit design, a N-bit flash ADC consists 
of 2  resistors, 2 − 1 comparators, and a 2 − 1 to N encoder. Thus 3-bit flash ADC 
requires 8 equal value resistors, 7 comparators and a 7-to-1 encoder [26].  
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Fig. 3.20 Flash Analog to Digital Convertor 
       The series of equal value resistors forms a voltage divider, which creates seven 
reference voltages to sample the analog input. Then the comparators are used to compare 
the input analog value with the seven reference voltages at fixed time intervals. Zero 
indicates that the current voltage value is less than the reference voltage compared with 
and one indicates the opposite. Generally, a clock with a fixed period and 50% duty cycle 
is used here for sampling at fixed time intervals. At the end of quantization, a 7-bit 
thermometer code composed of zeroes and ones is obtained, and then is converted to a 
workable numerical format for post processing.  
         Table 3.12 is used to convert the 7-bit thermometer code to 3-bit binary number. 
The order of bits for thermometer code is from top-to-bottom, or from most to least 
significant bits, in Fig. 3.20.  
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Table 3.12 Digital Output Codes 
Decimal 
Thermometer Binary 
0 0000000 000 
1 0000001 001 
2 0000011 010 
3 0000111 011 
4 0001111 100 
5 0011111 101 
6 0111111 110 
7 1111111 111 
         
       Considering that all the components in ROIC are implemented in the 180nm CMOS 
technology and provided by multiple power supply (0.8V to CVC, and 1.0V to ADC), 
which determines the output range of  I-V converter (from -0.2V to 0.2V) based on the 
principle explained in section 2.2.1.   
       In this thesis, a 8-bit flash ADC is presented. Its components include comparators, 
operational amplifiers, D flip flops, XOR gates, OR gates, resistors, 2-bit flash ADCs, 6-
bit flash ADCs and multiplexers.  The overall schematic of 8-bit flash ADC is shown in 
Fig. 3.21. For comparison, two different power supply ( = 0.9  / = −0.9  and 
= 0.5  / = −0.5 ) are provided. Note that the power supply (1.0V) for ADC 
part is larger than the one (0.8V) in I-V conversion part. Given the output range of I-V 
converter is from -0.16V to 0.16V, the power supply should be around 1.0V according to 
the Eq. 2.19. Therefore a second power supply ( = 0.5  / = −0.5 ) applied for 
the ADC part.  
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Fig. 3.21 Schematic of 8-bit flash ADC in sub-threshold 
         As shown in Fig. 3.21, 8-bit ADC mainly comprises of four 6-bit ADCs and one 2-
bit ADC. At first, according to 2-bit ADC, the interval (-0.2V to 0.2V), which includes 
the output range of I-V converter (-0.16V to 0.16V) divided by four sections, the outputs 
of 2-bit ADC to be served as control signal for the 4-to-1 multiplexer depends on the 
input signal . For example, 0.1 < ≤ 0.2 V, then =1, =1, this will 
choose one of inputs (D3) of all the six 4-to-1 multiplexers to the next stage. More details 
can be found in the following sections.  
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Fig. 3.22 8-bit flash ADC Transient Analysis 
       The transient analysis of the 8-bit ADC schematic design is shown in Fig. 3.22. The 
input frequency here is given at 1.5625 kHz while the clock frequency is 12.5 kHz. The 
corresponding period is 80 us, therefore the ADC samples at the falling edge of the clock 
pulse as indicated in the Fig. 3.22 at every 80 us. After conversion, the above simulation 
results visually demonstrates that the digital signal closely match with the original analog 
input signal.  
       To evaluate the performance of the 8-bit flash ADC, spectral analysis using Discrete 
Fourier Transform (DFT) is also presented. Fig. 3.23, is the spectral analysis of 8-bit 
flash ADC. Two typical approaches are used in estimate the performance of the ADC 
from observing the spectrum of the digital output. Both involve measuring the power of 
the primary signal against other peaks in the spectrum. The line has the largest amplitude 
is the digitized signal at the frequency of 1.5625 kHz. The first one measures the dB 
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difference between the primary signal and the next highest spur, refers as the signal to 
noise and distortion ratio (SINAD). The spurs can be noise due to quantization or 
harmonics of the primary signal. As shown in Fig. 3.23, SINAD=56.07dB, which is 
approximately equal to 6.02 times the effective number of bits for ADC. Consequently, 
after minor calculation, the ENOB is nearly 8. The second one measures the dB 
difference between the primary signal and the next highest noise spur (excluding the 
harmonics of the primary signal), here calls the spurious free dynamic range (SFDR).  
 
Fig. 3.23 The Discrete Fourier Transform (DFT) Analysis for 8-bit flash ADC 
SFDR=76.34dB, which is 9 times the effective number of bits for ADC. Therefore, the 
same approximately value for ENOB (8) is obtained. The test here just verifies the ADC 
operating normal at the frequency of 1.5625 kHz, it may not the case with higher 
sampling frequency, however, note that the sampling frequency is 1.5625 kHz, which is 
faster than the required sampling frequency of sensor with slow changing speed.  
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3.3  Simulation Results  
3.3.1 Comparison in power consumption  
Table 3.13 Comparisons in power consumption 
 
Working region  
(v) 
 
(v) 
 
(v) 
 
 (kHz) 
 
(kHz) 
Working 
Or not 
Power 
(W) 
Current-to 
-Voltage 
converter 
(CVC) 
Super-threshold 0.9 -0.9 -0.35 1 10 Yes 4.31m 
Super-threshold 0.5 -0.5 -0.2116 1 10 Yes 0.13m 
Sub-threshold 0.4 -0.4 -0.1789 1 10 Yes 0.53μ 
Sub-threshold 0.3 -0.3 -0.1349 1 10 No 0.21μ 
 
8-bit  
Flash ADC 
Super-threshold 0.9 -0.9 -0.35 1.5625 12.5 Yes 22.1m 
Super-threshold 0.5 -0.5 -0.2116 1.5625 12.5 Yes 0.85m 
Sub-threshold 0.4 -0.4 -0.1789 1.5625 12.5 Yes 0.46m 
 
Total  
ROIC 
CVC 0.4 -0.4 -0.1789 0.1 10 Yes  
25.2m ADC 0.5 -0.5 -0.2116 0.1 1 Yes 
CVC 0.9 -0.9 -0.35 0.1 10 Yes  
0.89m ADC 0.9 -0.9 -0.35 0.1 1 Yes 
 
        In Table 3.13, the comparisons in power consumption (PD) are obtained by using 
transient analysis, where  and  is the input frequency and clock frequency. As 
listed in Table 3.13,  and  keep their value fixed while the power supply is varied 
to avoid the influence for the comparison in PD. It is found that when power supply 
reduces from 1.8V to 1.0V, the PD for CVC goes down from 4.31mW to 0.13mW, and 
for ADC decreases from 22.1mW to 0.85mW. The power dissipation for both CVC and 
ADC save up to 96%. If the power supply is reduced to 0.8V ( =0.4V, =-0.4V), 
then some transistors will begin to reach in sub-threshold region, and more energy will be 
saved. As shown in Table 3.13, the power consumption for CVC is reduced one order of 
magnitude (from 0.13mW by using 1.0V power supply to 0.53 μW by using 0.6V power 
supply), and for ADC is reduced 50% more (from 0.85mW by using 1.0V power supply 
to 0.46mW by using 0.8V power supply).  If the power supply reduced to 0.6V, the AGC 
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unit is no long working normally. The total PD of ROIC is also saved up to 96% (from 
25.2mW by using 1.8V power supply for both CVC and ADC to 0.89mW by using 0.8V 
power supply to CVC and 1.0V power supply to ADC). 
3.3.2 Evaluation for entire system 
 
Fig. 3.24 Schematic of Read-Out Integrate Circuit (ROIC) 
       Fig. 3.24 is the schematic circuit of ROIC, where two power supplies (0.8V for CVC 
and 1.0V for ADC) are provided,   (ranging from 0.1nA to 24.1nA) is the input 
current from sensor,  and  are the analog output and digital output 
respectively. The current is firstly transferred to voltage ( ) and then converted to 
digital signal after analog to digital converter. The simulation results can be seen in Fig. 
3.25 and Fig. 3.26.   
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     Fig. 3.25 Analog and weighted sum digital output ( =100 Hz) 
 
Fig. 3.26 Comparison between analog and weighted sum digital output ( =100 Hz)	 
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Note that the digital output in Fig. 3.25 and Fig. 3.26 is the weighted digital outputs 
(bout7~bout0).  Fig. 3.25 shows the analog output ( ) and digital output ( ), 
where   is calculated by the Eq. 3.44. Fig. 3.26 shows the comparison between  
= ( 0 + 1 ∗ 2 + 2 ∗ 4 + 3 ∗ 8 + 4 ∗ 16 + 5 ∗ 32 +
6 ∗ 64 + 7 ∗ 128) ∗
. ∗
−                                                                 (3.44) 
analog output and digital output. The comparison evaluated by the error percentage is 
given by Eq. 3.45,  
                                      % = × 100%                                     (3.45) 
       Table 3.14 tabulates the input current from sensor replaced by the Piece Wise Linear 
(PWL) current source ( =100Hz), analog output, digital output codes, weighted sum 
digital output and error percentage. It can be seen that digitized output signal matches 
well with the analog output, as the maximum error percentage is less than 1% (less than 
1LSB). Note that 1 LSB=0.4V/256=1.5625mV. Fig. 3.27 is the Analog Outputs with 
different input frequency varying from 100 Hz to 1 kHz. It is observed that the analog 
output is acceptable (comparing to PWL) and the digital output is also following the 
analog output when given 400 Hz input frequency. However, the analog output can’t 
reach in steady status as the rising time is almost equal the period of output signal when 
given 1 kHz input frequency. Hence the maximum operating frequency for the proposed 
ROIC in this thesis can be reached at 400Hz. In the future, if require higher operating 
frequency, buffer tree should be added between CVC and ADC to drive large quantities 
of comparators in flash ADC.  
60 
 
 
Fig. 3.27 Analog Outputs and weighted digital outputs with different input frequency: (a) 
=100 Hz (b) =400 Hz (c) =700 Hz (d) =1 kHz             
Table 3.14 Input current ( =100Hz), analog output and digital output   
 
(nA) 
 
(mV) 
 
(V7~V0) 
(mV) 
(Weighted Sum) 
( - 
) (mV) 
Error  
(%) 
0.1 -161.3 00011000 -162.4 1.10(<1 LSB) 0.681959 
6.1 -131.8 00101011 -132.5 0.70(<1 LSB) 0.531108 
12.1 -101.9 00111110 -102.7 0.80(<1 LSB) 0.785083 
18.1 -71.43 01010010 -71.37 0.06(<1 LSB) 0.083998 
24.1 -40.37 01100110 -40.00 0.37(<1 LSB) 0.916522 
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4 CONCLUSION AND FUTURE WORK 
4.1 Conclusion 
       A novel read-out integrated circuit (ROIC) applying sub-threshold technology to 
provide extremely low power consumption has been proposed. This ROIC includes 
automatic gain control (AGC) block to widen the dynamic detecting range. It shows that 
power consumption can be saved up to 96% (from 25.2mW to 0.89mW) and detecting 
dynamic range can be extended up to more than two orders ranging from 100pA to 60nA. 
The digital signal from ROIC has low quantization error (less than 1 LSB). 
      The proposed circuit is implemented under 180 nm CMOS technology process. 
Simulation results show that the circuit operating normally with 0.8V power supply to 
CVC and 1.0V to ADC. 
4.2 Future work 
      Dual slope ADC, Successive approximation (SAR) ADC consume much less power 
compared to flash ADC, if replaced flash ADC with dual slope ADC in the future ROIC 
design, the total power consumption will be reduced further more. 
      Additional, if keep reducing the power supply to 0.6 volts, the total power dissipation 
will be reduced even more, however, the automatic gain control (AGC) part is no longer 
working normally. A new sub-threshold AGC will be needed. 
 
62 
 
5 REFERENCE 
 
 
[1] N. Sinha, J. Ma, and john T. W. Yeow, “Carbon Nanotube-Based Sensors”, journal of 
Nanoscience and Nanotechnology, 2006, vol.6, pp. 573-590. 
[2] S. Chopra, K. McGuire, N. Gothard, and A.M. Raoa, “Selective gas detection using a 
carbon nanotube sensor,” APPLID PHSICS LETTERS, Vol. 83, No. 1, Sep. 2003. 
[3] J. Kong, N. R. Franklin, C. Zhou, M. G. Chapline, S. Peng, K. Cho, and H. Dai, 
"Nanotube molecular wires as chemical sensors," Science, vol.287, no. 5453, pp. 622-625, 
Jan. 2000. 
[4] G. Y.-H. Lee, S. Ren, S. N. Kim, and R. R. Naik, “A Tunable CMOS Read-Out 
Integrated Circuit for Carbon Nanotube-Based Bio-Sensors”, in IEEE conference on 
Instrument and Measurement Technology (I2MTC), 2011, pp:1-4. 
[5] A. Flammini, D. Marioli, and A. Taroni,“A low-cost interface to high-value resistive 
sensors varying over a wide range,” IEEE Trans. Instum. Meas., vol. 53, no. 4, pp. 1052-
1056, Aug. 2004. 
[6] A. D. Marcellis, A. Depari, G. Ferri, A. Flammini, D. Marioli, A. Taroni, and V. 
Stornelli, “Uncalibrated integrable wide-range single supply portable interface for 
resistance and parasitic capacitance determination,” Sens. Actuators B, Chem., vol. 132, 
no. 2, pp. 477-484, Jun,2008. 
 
63 
 
 
[ 7 ] A. Lombardi, L. Bruno, M. Grassi, P. Malcovati, S. Capone, L. Francioso, P. 
Siciliano, and A. Baschirotto, “Integrated read-out and temperature control interface with 
digital I/O for a gas-sensing system based on a SnO2 microhotplate thin film gas sensor,” 
in Proc. IEEE Sens., Lecce, Italy, Oct. 26–29, 2008, pp. 596–599. 
[8] C. Falconi, E. Martinelli, C. Di Natale, A. D'Amico, P. Malcovati, A. Baschirotto, V. 
Stornelli, and G. Ferri, "Electronic interfaces," Sensor and Actuators B, vol. 121, no. 1, 
pp. 295-329, Jan. 2007. 
[9] H.J. Lee, H. Lee, J.-K. Woo and S. Kim, “A CMOS   Readout Integrated Circuit with 
Wide Dynamic Range for a CNT Bio-Sensor Array System” International Symposium on 
Low Power Electronics and Design(ISLPED), pp. 357-360, 2011. 
[ 10 ] W. Lin and S.-A. Deng, "Research on nano-ampere current-measuring meter 
system," in International Conference on Future BioMedical Information Engineering, 
Dec. 2009, pp. 41-44. 
[11] J.-T. Huang, Y.-Y. Yang, S.-S. Lu, C.-H. Tsai, L.-T. Lin, C.-C. Yang, “Integration 
of CNT with TIA into gas sensors,” Conference on Electronic Materials and Packaging 
(EMAP), PP. 1-4, 2006. 
[12] L. Toygur, X. Yu, and S. Garverick, “High temperature, low-power 8-M 1.2-MHz 
SOI CMOS transimpedance amplifier for MEMS based wireless sensors,” in Proc. IEEE 
SOI Conf., Oct. pp. 179–181, 2004. 
 
64 
 
 
[13] L. J. Kozlowski, "Low noise capacitive trans-impedance amplifier performance vs. 
Alternative IR detector interface schemes in submicron CMOS," in Proc. SPIE Infrared 
Readout Electronics III, vol. 2745, pp. 2-11, Apr. 1996. 
[14] L. Chen, N. Xi, H. Chen, K.W. Lai, “Readout System Design for MWCNT Infrared”, 
11th IEEE International Conference on Nanotechnology, Portland, Oregon, Aug. 15-18, 
2011. 
[15] F. Meng, Y. Zhao, J. Jiang, M. Qu, G. Wang, “Analysis and Design of a High 
Performance Infrared Detector Readout Circuit,” 12th International symposium on 
Integrated Circuit ISIC, pp: 605-608, 2009. 
[16] A. Depari, A. Flammini, D. Marioli, and E. Sisinni, "A fast-readout interface circuit 
for high-value and wide range resistive chemical sensors," in Proc. IEEE Int. Instrum. 
Meas. Technol. Conf., pp. 116-120, May 2010. 
[17] T. S. Cho, K.-J. Lee, J. Kong, and A. P. Chandrakasan, "A low power carbon 
nanotube chemical sensor system," in IEEE Custom Integrated Circuits Conf., Sept. 2007, 
pp. 181-184. 
[18] A. Depari, A. Flammini, D. Marioli, S. Rosa, and A. Taroni, “A low-cost circuit for 
high-value resistive sensors varying over a wide range,” Meas. Sci. Technol., vol. 17, no. 
2, pp. 353–358, Feb. 2006. 
 
65 
 
 
[19] C. T. Chow, M. L.Y. Sin, P. H.W. Leong, W. J. Li, and K.P. Pun, "Design and 
modeling of a CNT-CMOS Low-Power Sensor Chip," in the 2nd annual IEEE Int. Conf. 
on Nano/Micro Engr. and Molecular Sys., Jan. 2007, pp. 1209-1214. 
[20] U. Frey, M. Graf, S. Taschini, K.-U. Kirstein and A. Hierlemann “A Digital CMOS 
Architecture for a Micro-Hotplate Array”, in IEEE Journal of Solid-State Circuits, Feb. 
2007. pp. 441-450. 
[21] Http://www.aicdesign.org/SCNOTES/2010notes/Lect2UP190_(100327).pdf 
[22]Http://www.google.com/search?rlz=1C1LENP_enUS462US462&sourceid=chrome&
ie=UTF-8&q=AnalogueAndDigitalSignals   
[23] Http://www.aicdesign.org/SCNOTES/2010notes/Lect2UP360_(100329).pdf 
[24] R. R. Troutman and S. N. Chakravarti, “Subthreshold Characteristic of Insulated-
Gate Field-Effect Transistors,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 659-665, 
Nov. 1973. 
[25] B. H. Calhoun, A. Wang, A. Chandrakasan, “Modeling and Sizing for Minimum 
Energy Operation in Subthreshold Circuits,” IEEE J. Solid- State Circuits, vol. 40, no. 9, 
pp. 1778–1786, Sep. 2005. 
[26] http://www.allaboutcircuits.com/vol_4/chpt_13/4.html. 
